An integer-N frequency synthesizer for a receiver application at multiple frequencies was implemented in 0.18 μm IP6M CMOS technology. The synthesizer generates 2.57 GHz, 2.52 GHz, 2.4 GHz and 2.25 GHz local signals for the receiver. A wide-range voltage-controlled oscillator (VCO) based on a reconfigurable LC tank with a binary-weighted switched capacitor array and a switched inductor array is employed to cover the desired frequencies with a sufficient margin. The measured tuning range of the VCO is from 1.76 to 2.59 GHz. From the carriers of 2.57 GHz,2.52 GHz, 2.4 GHz and 2.25 GHz, the measured phase noises are -122.13 dBc/Hz, -122.19 dBc/Hz, -121.8 dBc/Hz and -121.05 dBc/Hz, at 1 MHz offset, respectively. Their in-band phase noises are -80.09 dBc/Hz, -80.29 dBe/Hz,-83.05 dBc/Hz and -86.38 dBc/Hz, respectively. The frequency synthesizer including buffers consumes a total power of 70 Mw from a 2 V power supply. The chip size is 1.5 × 1 mm~2.
参考文献
[1] | Medi A,Namgoong W.A fully integrated multi-output CMOS frequency synthesizer for channelized receivers.IEEE International SOC Conference,2003:75 |
[2] | Park E C,Ryu I,Koh J,et al.A 3-10 GHz flexible CMOS LO generator for MB-OFDM UWB application using wide tunable VCOs.European Solid-State Circuit Conference,2008:338 |
[3] | Zhou Chunyuan,Li Guolin,Zhang Chun,et al.A fractional-N frequency synthesizer for WCDMA/Bluetooth/ZigBee applications.Journal of Semiconductors,2009,30(7):075008 |
[4] | Lee H I,Cho J K,Lee K S,et al.A E-fractional-N frequency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications.IEEE J Solid-State Circuits,2004,39(7):1164 |
[5] | Berny A D,Niknejad A M,Meyer R G.A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration.IEEE J Solid-State Circuits,2005,40(4):909 |
[6] | Herzel F,Erzgraber H,Ilkov N.A new approach to fully integrated CMOS LC-oscillators with a very large tuning range.Custom Integrated Circuits Conference,2000:573 |
[7] | Li Zhiqiang,Chen Pufeng,Zhang Jian,et al.A programmable 2.4 GHz CMOS multi-modulus frequency divider.Journal of Semiconductors,2008,29(2):224 |
[8] | Chi Baoyong,Shi Bingxue.A novel CMOS dual-modulus prescaler based on new optimized structure and dynamic circuit technique.Chinese Journal of Semiconductors,2002,23(4):357 |
[9] | Rogers J,Plett C,Dai F.Integrated circuit design for high-speed frequency synthesis.Artech House,2006 |
[10] | Vaucher C S,Ferencic I,Locher M,et al.A family of low-power truly modular programmable dividers in standard 0.35-μm CMOS technology.IEEE J Solid-State Circuits,2000,35(7):1039 |
[11] | Zhang Jian,Huang Shuilong,Li Zhiqiang,et al.An improved charge-averaging charge pump for a fractional-N frequency synthesizer.Journal of Semiconductors,2008,29(5):913 |
[12] | Rategh H R,Samavati H,Lee T H.A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver.IEEE J Solid-State Circuits,2000,35(5):780 |
[13] | Cheng T,Razavi B.A stabilization technique for phase-locked frequency synthesizers.IEEE J Solid-State Circuits,2003,38(6):888 |
[14] | Zhang Jian,Li Zhiqiang,Chen Liqiang,et al.A high purity integer-N frequency synthesizer in 0.35μm SiGe BiCMOS.Journal of Semiconductors,2008,29(4):655 |
- 下载量()
- 访问量()
- 您的评分:
-
10%
-
20%
-
30%
-
40%
-
50%