Sample-time error between channels degrades the resolution of time-interleaved analog-to-digital converters (TIADCs).A calibration method implemented in mixed circuits with low complexity and fast convergence is proposed in this paper.The algorithm for detecting sample-time error is based on correlation and widely applied to wide-sense stationary input signals.The detected sample-time error is corrected by a voltage-controlled sampling switch.The experimental result of a 2-channel 200-MS/s 14-bit TIADC shows that the signal-to-noise and distortion ratio improves by 19.1 dB,and the spurious-free dynamic range improves by 34.6 dB for a 70.12-MHz input after calibration.The calibration convergence time is about 20000 sampling intervals.
参考文献
| [1] | Kurosawa N,Kobayashi H,Maruyama K,et al.Explicit analysis of channel mismatch effects in time-interleaved ADC systems.IEEE Trans Circuits Syst Ⅰ,Fundam Theory Appl,2001,48(3):261 |
| [2] | Jamal S M,Fu,D Singh M P,et al.Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter.IEEE Trans Circuits Syst Ⅰ,Reg Papers,2004,51(1):130 |
| [3] | Wang C Y,Wu J T.A background timing-skew calibration technique for time-interleaved analog-to-digital converters.IEEE Trans Circuits Syst Ⅱ,Exp Briefs,2006,53(4):299 |
| [4] | Elbomsson J,Gustafsson F,Eklund J E.Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system.IEEE Trans Circuits Syst Ⅰ,Reg Papers,2004,51.(1):151 |
| [5] | Camarero D,Kalaia K B,Naviner J F,et al.Mixed-signal clockskew calibration technique for time-interleaved ADCs.IEEE Trans Circuits Syst Ⅰ,Reg Papers,2008,55(11):3676 |
| [6] | Luo L,Lin K,Cheng L,et al.A digitally calibrated 14-bit linear 100-MS/s pipelined ADC with wideband sampling frontend Proc ESSCIRC,2009:472 |
| [7] | Zhang P,Ye F,Yu B,et al.Mixed-signal calibration of sampletime error in time-interleaved ADCs.Electron Lett,2011,47(9):533 |
| [8] | Lee Z M,Wang C Y,Wu J T.A CMOS 15-bit 125-MS/s time-interleaved ADC with digital background calibration.IEEE J Solid-State Circuits,2007,42(10):2149 |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%