A new design technique for merging the front-end sample-and-hold amplifier (SHA) into the first multiplying digital-to-analog converter (MDAC) is presented.For reducing the aperture error in the first stage of the pipelined ADC,a symmetrical structure is used in a flash ADC and MDAC.Furthermore,a variable resistor tuning network is placed at the flash input to compensate for different cutoff frequencies of the input impedances of the flash and MDAC.The circuit also has a clear clock phase in the MDAC and separate sampling capacitors in the flash ADC to eliminate the nonlinear charge kickback to the input signal.The proposed circuit,designed using ASMC 0.35-μm BiCMOS technology,occupies an area of 1.4 × 9 mm2 and is used as the front-end stage in a 14-bit 125-MS/s pipelined ADC.After the trim circuit is enabled,the measured signal-to-noise ratio is improved from 71.5 to 73.6 dB and the spurious free dynamic range is improved from 80.5 to 83.1 dB with a 30.8 MHz input.The maximum input frequency is up to 150 MHz without steep performance degradations.
参考文献
| [1] | Shirazi N,Mirhaj A,Ashtiani A,et al.A novel low power 1 GS/s S&H architecture with improved analog bandwidth.IEEE Trans Circuits Syst,2008,55(10):971 |
| [2] | Wang Y,Yang H G,Ye Z H,et al.An improved high gain and wide bandwidth operational amplifier for the SHA circuit in a pipelined ADC.ICSICT,2010:269 |
| [3] | Chang D Y.Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier.IEEE Trans Circuits Syst,2004,51(11):2123 |
| [4] | Huang P L,Chiu Y.A gradient-based digital algorithm for sampling clock skew calibration of SHA-less pipeline ADCs.ISCAS,2007:1241 |
| [5] | Hashemi S,Shoaei O.A 0.9-V 10-bit 100 MS/s switched-RC pipelined ADC without using a front-end S/H in 90 nm CMOS.ISCAS,2008:13 |
| [6] | Huang P L,Hsien S,Lu V,et al.SHA-less pipelined ADC with in situ background clock-skew calibration.IEEE J Solid-State Circuits,2011,46(8):1 |
| [7] | Zanchi A,Tsay F.A 16-bit 65-MS/s 3.3-V pipeline ADC core in SiGe BiCMOS with 78-dB and 180-fs jitter.IEEE J Solid-State Circuits,2005,40(6):1225 |
| [8] | Lee B G,Min B M,Manganaro G,et al.A 14-b 100-MS/s pipelined ADC with a merged SHA and first MDAC.IEEE J Solid-State Circuits,2008,43(12):2613 |
| [9] | Vel H V,Buter B A J,Ploeg H,et al.A 1.2-V 250-MW 14-b 100-MS/s digitally calibrated pipeline ADC in 90-nm CMOS.IEEE J Solid-State Circuits,2009,44(4):1047 |
- 下载量()
- 访问量()
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%