参考文献
| [1] | Shrivastava M,Gossner H.A review on the ESD robustness of drain-extended MOS devices.J Device Mater Reliab,2012,12(4):615 |
| [2] | Voldman S H.ESD:physics and devices.John Wiley & Sons,Vermont,USA,2004:105 |
| [3] | Wang C T,Ker M D,Tang T H,et al.ESD protection design with lateral DMOS transistor in 40-V BCD technology.Symp Int Physical and Failure Analysis of Integrated Circuits,2010 |
| [4] | Walker A J,Puchner H,Dhanraj S P.High-voltage CMOS ESD and the safe operating area.Electron Devices,2009,56(8):1753 |
| [5] | KerMD,LaiTH.Investigation on robustness ofCMOS devices against cable discharge event (CDE) under different layout parameters in a deep-submicrometer CMOS technology.IEEE Trans Electromag Compatibility,2008,50(4):810 |
| [6] | Lee J C,Hoque A,Croft G D,et al.An electrostatic discharge failure mechanism in semiconductor devices,with applications to electrostatic discharge measurements using transmission line pulsing technique.Solid-State Electron,2000,44(10):177l |
| [7] | Chen W Y,Ker M D,Jou Y N,et al.Improvement on ESD robustness of lateral DMOS in high-voltage CMOS ICs by body current injection.Symp Int Circuits and Systems,2009 |
| [8] | Cao Y,GlaserU.Statically triggered active ESD clamps forhighvoltage applications.Symp Electrical Overstress/Electrostatic Discharge (EOS/ESD),2012 |
| [9] | Ker M D,Ker M D,Shieh W T,et al.New ballasting layout schemes to improve ESD robustness of I/O buffers in fully silicided CMOS process.Electron Devices,2009,56(12):3149 |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%