参考文献
[1] | Lin W;Kuo T.A compact dynamic-performance-improved current-steering DAC with random rotation-based binaryweighted selection[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS,201237(02):444. |
[2] | Van den Bosch A;Borremans M A F;Steyaert M S J.A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS,200136(03):315. |
[3] | Pelgrom M J M;Duinmaijer A C J;Welbers A P G.Matching properties of MOS transistors[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS,198924(05):1433. |
[4] | Razavi B.Principles of data conversion system design[M].New York:Wiley-IEEE Press,1994 |
[5] | Hui Z;Yuan Y;Guo Y.A low-power digital-to-analog converter for GSM wireless transmitters[J].Research & Progress of SSE,201131(01):90. |
[6] | Van den Bosch A;Steyaert M;Sansen W.SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters[A].,1999:1193. |
[7] | Luschas S;Lee H S.Output impedance requirements for DACs[A].,2003:I-861. |
[8] | Palmers P;Steyaert M S J.A 10-bit 1.6-GS/s 27-mW currentsteering D/A converter with 550-MHz 54-dB SFDR bandwidth in 130-nm CMOS[J].IEEE Trans Circuits Syst Ⅰ:Reguar Papers,201057(11):2870. |
[9] | Bastos J;Marques A M;Steyaert M S J.A 12-bit intrinsic accuracy high-speed CMOS DAC[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS,199833(12):1959. |
[10] | Deveugele J;Steyaert M S J.A 10-bit 250-MS/s binary-weighted current-steering DAC[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS,200641(02):320. |
[11] | Lee D;Lin Y;Kuo T.Nyquist-rate current-steering digital-toanalog converters with random multiple data-weighted averaging technique and QN rotated walk switching scheme[J].IEEE Trans Circuits Syst Ⅱ:Express Briefs,200653(11):1264. |
[12] | Gielen G;Dehaene W.Analog and digital circuit design in 65 nm CMOS:end of the road[A].,2005:37. |
[13] | Seth S;Sreenath S K .Gate leakage insensitive current mirror circuit[P].US Patent,No.7332965B2,2008. |
[14] | Chen T;Geens P;van der Plas G.A 14-bit 130-MHz CMOS current-steering DAC with adjustable INL[A].,2004:167. |
[15] | Zhao Qi;Li Ran;Qiu Dong.a 14-bit 1-GS/s DAC with a programmable interpolation filter in 65 nm CMOS[J].Journal of Semiconductors,201334(02):025004. |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分:
-
10%
-
20%
-
30%
-
40%
-
50%