欢迎登录材料期刊网

材料期刊网

高级检索

参考文献

[1] Mrkovic B,Asenbrener M.A 10-b fully differential CMOS SAR ADC for wireless sensor networks.Proceedings of the 34th International Convention on MIPRO,2011:76,2011.
[2] Verma N,Chandrakasan A.A 25 μW 100 kS/s 12 b ADC for wireless micro-sensor applications.ISSCC Dig Tech Papers,2006:222,2006.
[3] Chang Y K,Wang C S,Wang C K.A 8-bit 500-KS/s low power SAR ADC for bio-medical application.ISSCC,2007:228,2007.
[4] Van Elzakker M,van Tuijl E,Geraedts P,et al.A 1.9 μW 4.4 fJ/conversion-step 10 b 1 MS/s charge redistribution ADC.ISSCC Dig Tech Papers,2008:244,2008.
[5] Craninckx J,van der Plas G.A 65 fJ/conversion-step 0-to-50 MS/s 0-to-0.7 mW 9 b charge-sharing SAR ADC in 90 nm digital CMOS.ISSCC Dig Tech Papers,2007:246,2007.
[6] Giannini V,Nuzzo P,Chironi V.An 820 μW 9 b 40 MS/s noisetolerant dynamic SAR ADC in 90 nm digital CMOS.ISSCC Dig Tech Papers,2008:238,2008.
[7] Chen H W,Liu Y H,Lin Y H,et al.A 3 mW 12 b 10 MS/s subrange SAR ADC.IEEE Asian Solid-State Circuits Conference,2009:153,2009.
[8] Hong H,Li S L,Liu S.Design of a low power multi-channel 10 bit SARADC.Appl Mechan Mater,2014:4576,2014.
[9] Wang L,Ren J Y,Yin W J,et al.A high-speed high-resolution low-distortion CMOS Bootstrapped switch.IEEE International Symposium on Circuits and Systems,2007:1722,2007.
[10] Qian L B,Zhu Z M,Yang Y T.A low distortion CMOS Bootstrapped switch.Pacific-Asia Conference on Circuits,Communications and Systems,2009:1109,2009.
[11] Kamalinejad P,Mirabbasi S,Leung V C.An ultra-low-power SAR ADC with an area-efficient DAC architecture.IEEE International Symposium on Circuits and Systems (ISCAS),2011:13,2011.
[12] Rivoir R,Maloberti F.A 1 mV resolution,10 MS/s rail-to-rail comparator in 0.5 μm low voltage CMOS digital technology.IEEE International Symposium on Circuit and Systems,1997:461,1997.
[13] Pei X,Zhang J.Design and optimization on the interior DAC of SAR ADC.China Academic Journal Electronic Publishing House,2012:654,2012.
[14] Andreatos A S,Zagorianos A.Matlab GUI application for teaching control systems.Proceedings of the 6th WSEAS International Conference on Engineering Education,2009:208,2009.
[15] Cadence Corp.Cadence Modelwriter Reference,Cadence Design System.2005:16,2005.
[16] Maxim Cooperation,Selecting the Optimum Test Tones and Test Equipment for Successful High-Speed ADC Sine-wave Testing,http://www.maximintegrated.com/en/design/techdocs/appnotes/index.mvp/id/1819.2005,2005.
[17] Maxim corp,Histogram Testing Determines DNL and INL Errors,http://www.maximintegrated.com/en/design/techdocs/app notes/index.mvp/id/2011.2005,2005.
[18] Zhong L,Yang H,Zhang C.Design of an embedded CMOS CR SAR ADC for low power applications in bio-sensor SOC.7th International Conference on ASIC,2007:668,2007.
[19] Jun C,Feng R,Xu M H.IC design of 2 Ms/s 10-bit SAR ADC with low power.International Symposium on High Density packaging and Microsystem Integration,2007:1,2007.
[20] Confalonleri P,Zarnprogno M,Girardi F,et al.A 2.7 mW 1 MSps 10 b analog-to-digital converter with built-in reference buffer and 1 LSB accuracy programmable input ranges.Proceedings ESSCIRC,2004:255,2004.
[21] Raj G,Gupta A,Gupta A.Self timed high speed 8-bit SAR ADC in 0.35μm.Annual IEEE India Conference (INDICON),2013:1,2013.
上一张 下一张
上一张 下一张
计量
  • 下载量()
  • 访问量()
文章评分
  • 您的评分:
  • 1
    0%
  • 2
    0%
  • 3
    0%
  • 4
    0%
  • 5
    0%