参考文献
| [1] | Alpman E;Lakdawala H;Carley L R.A1.1 V 50 mW 2.5 GS/s 7 b time-interleaved C-2C SAR ADC in 45 nm LP digital CMOS[A].,2009:65. |
| [2] | Han X;Zhao N;Wei Q.A single channel,6-bit 410-MS/s asynchronous SAR ADC based on 3 bits/stage[A].,2014 |
| [3] | Han Xue;Wei Qi;Yang Huazhong.A single channel,6-bit 230-MS/s asynchronous SAR ADC based on 2 bits/stage[J].Joumal of Semiconductors,201435(7):075005. |
| [4] | Van Elzakker M;van Tuijl E;Geraedts P.A1.9 μW 4.4 fJ/conversion-step10 b1 MS/s charge-redistribution ADC[A].,2008:244. |
| [5] | Wei, H.;Chan, C.-H.;Chio, U.-F.;Sin, S.-W.;U, S.-P.;Martins, R. P.;Maloberti, F..An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC[J].IEEE Journal of Solid-State Circuits,201211(11):2763-2772. |
| [6] | Jiang, T.;Liu, W.;Zhong, F. Y.;Zhong, C.;Hu, K.;Chiang, P. Y..A Single-Channel, 1.25-GS/s, 6-bit, 6.08-mW Asynchronous Successive-Approximation ADC With Improved Feedback Delay in 40-nm CMOS[J].IEEE Journal of Solid-State Circuits,201210(10):2444-2453. |
| [7] | Shuo-Wei Michael Chen;Robert W. Brodersen.A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-μm CMOS[J].IEEE Journal of Solid-State Circuits,200612(12):2669-2680. |
| [8] | Lin, Y.-Z.;Chang, S.-J.;Liu, Y.-T.;Liu, C.-C.;Huang, G.-Y..An Asynchronous Binary-Search ADC Architecture With a Reduced Comparator Count[J].IEEE transactions on circuits and systems, I. Regular papers: a publication of the IEEE Circuits and Systems Society,20108(8):1829-1837. |
| [9] | Cao Z;Yah S;Li Y.A 32 mW1.25 GS/s 6 b 2 b/step SAR ADC in 0.13μm CMOS[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS,200944:862. |
| [10] | Yang, J..A 1 GS/s 6 Bit 6.7 mW Successive Approximation ADC Using Asynchronous Processing[J].IEEE Journal of Solid-State Circuits,20108(8):1469. |
| [11] | Van der Plas G;Verbruggen B.A150 MS/s133μW 7 b ADC in 90 nm digital CMOS using a comparator-based asynchronous binary-search sub-ADC[A].,2008:242. |
| [12] | Mesgarani A;Ay S U.A single channel 6-bit 900 MS/s 2-bits per stage asynchronous binary search ADC[A].,2011:1109. |
| [13] | Fan Ye;Long Cheng;Kaihui Lin;Junyan Ren.An 80-MS/s 14-bit pipelined ADC featuring 83 dB SFDR[J].Analog Integrated Circuits and Signal Processing,20103(3):503-508. |
| [14] | Miyahara M;Asada Y;Paik D.A low-noise self-calibrating dynamic comparator for high-speed ADCs[A].,2008:269. |
| [15] | Gustavsson M;Wikner J J;Tan N N.CMOS data converters for communications[M].Kluwer Academic Publisher,2002 |
| [16] | Jeon H J;Kim Y B.A low-offset high-speed double-tail dual-rail dynamic latched comparator[A].,2010:45. |
| [17] | Ginsburg B. P.;Chandrakasan A. P..Highly Interleaved 5-bit, 250-MSample/s, 1.2-mW ADC With Redundant Channels in 65-nm CMOS[J].IEEE Journal of Solid-State Circuits,200812(12):2641-2650. |
| [18] | Nuzzo, P.;Nani, C.;Armiento, C.;Sangiovanni-Vincentelli, A.;Craninckx, J.;Van der Plas, G..A 6-Bit 50-MS/s Threshold Configuring SAR ADC in 90-nm Digital CMOS[J].IEEE transactions on circuits and systems, I. Regular papers: a publication of the IEEE Circuits and Systems Society,20121(1):80-92. |
| [19] | Han Xue;Fan Hua;Wei Qi.A high SFDR 6-bit 20 MS/s SAR ADC based on time-domain eomparator[J].Journal of Semiconductors,201334(8):085008. |
| [20] | Tai, H.;Tsai, C.;Tsai, P.;Chen, H..A 6-bit 1-GS/s Two-Step SAR ADC in 40-nm CMOS[J].IEEE Transactions on Circuits and Systems, II. Express briefs,20145(5):339-343. |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%