参考文献
| [1] | Zhu, Y.;Chan, C.-H.;Chio, U.-F.;Sin, S.-W.;U, S.-P.;Martins, R. P.;Maloberti, F..A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS[J].IEEE Journal of Solid-State Circuits,20106(6):1111. |
| [2] | Zhu, Z.;Xiao, Y.;Song, X..V<sub>CM</sub>-based monotonic capacitor switching scheme for SAR ADC[J].Electronics Letters,20135(5):327-329. |
| [3] | Tong Xingyuan;Chen Jianming;Zhu Zhangming;Yang Yintang.A high performance 90 nm CMOS SAR ADC with hybrid architecture[J].半导体学报,2010(01):51-57. |
| [4] | Doris, K.;Janssen, E.;Nani, C.;Zanikopoulos, A.;van der Weide, G..A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS[J].IEEE Journal of Solid-State Circuits,201112(12):2821-2833. |
| [5] | Verbruggen, B.;Iriguchi, M.;Craninckx, J..A 1.7 mW 11b 250 MS/s 2-Times Interleaved Fully Dynamic Pipelined SAR ADC in 40 nm Digital CMOS[J].IEEE Journal of Solid-State Circuits,201212(12):2880-2887. |
| [6] | Furuta, M.;Nozawa, M.;Itakura, T..A 10-bit, 40-MS/s, 1.21 mW Pipelined SAR ADC Using Single-Ended 1.5-bit/cycle Conversion Technique[J].IEEE Journal of Solid-State Circuits,20116(6):1360-1370. |
| [7] | Promitzer G..12-bit low-power fully differential switched capacitornoncalibrating successive approximation ADC with 1 MS/s[J].IEEE Journal of Solid-State Circuits,20017(7):1138-1143. |
| [8] | Yang Siyu;Zhang Hui;Fu Wenhui;Yi Ting;Hong Zhiliang.A low power 12-bit 200-kS/s SAR ADC with a differential time domain comparator[J].半导体学报,2011(03):88-93. |
| [9] | Fan Hua;Han Xue;Wei Qi;Yang Huazhong.An 11-bit ENOB, accuracy-programmable, and non-calibrating time-mode SAR ADC[J].半导体学报（英文版）,2013(01):118-128. |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%