介绍了兰州重离子加速器冷却储存环(HIRFL-CSR)外靶实验中时间起点探测器(T0)的前端电子学原型模块的设计与测试.探索了基于过阈时间法和专用集成电路NINO芯片进行多气隙电阻板室探测器信号读出的模拟前端电路的设计技术,并实际完成了原型电子学模块的设计.此模块共集成6个测量通道,可以进行前沿甄别及电荷时间变换.目前已经在实验室条件下完成了各项电子学性能测试,包括不同甄别阈值下的时间精度测试以及不同输入信号幅度下的输出脉宽测试.测试结果表明,在100 fC至2 pC的动态范围内,此模块时间精度好于20 ps,满足应用需求,这也为进一步的电子学系统设计做好了准备.
A prototype front end electronics (FEE) module is designed for the T0 detector in the External Experiment in CSR (Cooling Storage Ring) of HIRFL (Heavy Ion Research Facility in Lanzhou).Based on the Time-Over-Threshold method and NINO ASIC,a total of 6 channels are integrated in the module,and both high precision leading edge discrimination and Charge-to-Time Conversion can be achieved,which satisfies the readout requirement of MRPC (Multi-gap Resistive Plate Chamber).A series of tests were also conducted in the laboratory,including time precision tests with different thresholds and output pulse width tests with different input signal amplitudes.Test results indicate that this prototype module functions well,and the time precision is better than 20 ps in the dynamic range from 100 fC to 2 pC,which is beyond application requirement.Through this work,preparation is made for the future readout system design.
参考文献
- 下载量()
- 访问量()
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%