多晶硅薄膜晶体管具有独特的栅电容特性,即泄漏区中栅源电容的反常增大和饱和区中栅漏电容由于kink效应的增大.基于Meyer模型,考虑了泄漏产生效应和kink效应,对多晶硅薄膜晶体管的栅漏电容和栅源电容特性进行了建模研究.对实验数据进行拟合发现,提出的模型与实验数据符合得较好,能准确地预测多晶硅薄膜晶体管的栅电容特性.
参考文献
| [1] | Meyer J.MOS models and circuit simulation[J],RCA Review,1971,32:42-63. |
| [2] | Jacunski M D.Characterization and modeling of short-channel polysilicon thin-film transistors[D],Charlottesville:Univ.of Virginia,1997. |
| [3] | Bindra S,Haldar S,Gupta R S.Gate capacitance characteristics of a poly-Si thin film transistor[J].Solid-State Electron.,2004,48(5):675-681. |
| [4] | Chen S S,Shone F C,Kuo J B.A closed-form inversion-type polysilicon thin-film transistor dc/ac model considering the kink effect[J].J.Appl.Phys.,1995,77(4):1776-1784. |
| [5] | Yang G Y,Hur S H,Han C H.A physical-based analytical turn-on model of polysilicon thin-film transistors for circuit simulation[J].IEEE Trans.Electron Devices,1999,46(1):165-172. |
| [6] | Chung S S,Chen D C,Cheng C T,et al,A physically-based built-in spice poly-Si TFT model for circuit simulation and reliability evaluation[C]//Proceedings of the 1996 IEEE International Electron Devices Meeting,Piscataway:IEEE,1996:139-142. |
| [7] | Li C C,Ikeda H,Inoue T,et al.A physical poly-Silicon thin film transistors model for circuit simulations[C]// Proceedings of the 1993 IEEE International Electron Devices Meeting,Piscataway:IEEE,1993:497-500. |
| [8] | Martin R A,Hack M,Shaw J G,et al.Intrinsic capacitance of amorphous silicon and polysilicon thin film transistors[C]//IEEE International Electron Devices Meeting,Piscataway:IEEE,1989:361-364. |
| [9] | Cadence Design Systems,Inc.Cadence Circuit Components and Device Models Manual[M],San Jose,USA:Ca-dence Design Systems,Inc.,2005:1365-1400. |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%