欢迎登录材料期刊网

材料期刊网

高级检索

介绍了垂直沟道器件的常见结构和工艺,分析了垂直沟道器件的最新进展以及垂直沟道器件制作工艺中的最新技术,详细讨论了垂直沟道器件的性能,并分析了垂直沟道器件的优点以及存在的问题.

参考文献

[1] Rodgers T J;Meindl J D .VMOS: High-speed TTL compatible MOS logic[J].IEEE Journal of Solid-State Circuits,1974,SC9:239.
[2] 2001 ITRS HighLights and Chanllenges International Roadmap Committee[Z].
[3] Wong H S P .Beyond the conventional transistors[J].IBM Journal of Research and Development,2002(46):133-168.
[4] Miyano S.;Hirose M. .Numerical analysis of a cylindrical thin-pillar transistor (CYNTHIA)[J].IEEE Transactions on Electron Devices,1992(8):1876-1881.
[5] Mori K.Vertical MOS transistor with threshold voltage adjustment[A].:245-248.
[6] Takato H.;Sunouchi K. .Impact of surrounding gate transistor (SGT) for ultra-high-density LSI's[J].IEEE Transactions on Electron Devices,1991(3):573-578.
[7] Risch L.;Krautschneider W.H. .Vertical MOS transistors with 70 nm channel length[J].IEEE Transactions on Electron Devices,1996(9):1495-1498.
[8] D. Klaes;J. Moers;A. Tonnesmann;S. Wickenhauser;L. Vescan;M. Marso;T. Grabolla;M. Grimm;H. Luth .Selectively grown vertical Si MOS transistor with reduced overlap capacitances[J].Thin Solid Films: An International Journal on the Science and Technology of Thin and Thick Films,1998(1/2):306-308.
[9] Sang-Hyun Oh;Hergenrother J M;Nigam.50 nm Vertical Replacement-Gate(VRG) pMOSFETs[A].IEDM Tech Dig,2000
[10] Yang Min;Sturm J C;Doped vs .undoped Si1-x-yGexCy layers in sub-100 nm vertical p-channel MOSFETs[J].THIN SOLID FILMS,2000,369:366-370.
[11] K. C. Liu;S. K. Ray;S. K. Oswal;S. K. Banerjee .A deep submicron Si1-xGex/Si vertical PMOSFET fabricated by Ge Ion implantation[J].IEEE Electron Device Letters,1998(1):13-15.
[12] Thomas Schulz;Wolfgang Rosner;Lothar Risch;Adam Korbel;Ulrich Langmann .Short-channel vertical sidewall MOSFETs[J].IEEE Transactions on Electron Devices,2001(8):1783-1788.
[13] Ouyang Qiqing;Chen Xiangdong;Tasch.Fabrication of a novel vertical pMOSFET with enhanced drive current and reduced short-channel effects and floating body effects[A].:53-54.
[14] Kiyoshi Mori;AnhKim Duong;William F. Richardson .Sub-100-nm vertical MOSFET with threshold voltage adjustment[J].IEEE Transactions on Electron Devices,2002(1):61-66.
上一张 下一张
上一张 下一张
计量
  • 下载量()
  • 访问量()
文章评分
  • 您的评分:
  • 1
    0%
  • 2
    0%
  • 3
    0%
  • 4
    0%
  • 5
    0%