机械化学抛光(CMP)工艺普遍应用于纳/微机械制造中,特别是复杂的层状结构MEMS.鉴于镍及镍基合金具有高的沉积速率、可控的薄层应力、低的电阻和制备温度以及机械特性,本文研究了镍及镍基合金用于具有运动结构的纳/微EMS器件的可行性,重点研究了基于镍的CMP工艺,其电化学势的变化用电动势极化曲线进行了分析,镍膜层表面用XPS和SEM进行了分析,结果表明:镍的刻蚀速率随着双氧水和缓蚀剂EDTA浓度中加而增加,在双氧水浓度在1%左右时达到最大.其刻蚀过程的动态和静态的电动势极化曲线具有明显不同,XPS分析表明:无双氧水的刻蚀液薄膜表面主要是形成NiO,存在H2O2的刻蚀液薄膜表面主要是形成Ni(OH)2,表面的镍所处的电化学状态是影响刻蚀行为的主要原因.
Chemical Mechanical Polishing (CMP) is widely used in nano/MEMS fabrication processing, espe-cially in Complex multi-layer Structure. Nickel and Ni based alloys are exploited to realize movable struc-tures in nano/MEMS devices and considered as an ideal candidate for the application in nano/MEMS due to high deposition rate, easy stress control, low resistivity, low deposition temperature and good mechanical properties. CMP for Nickel is studied in this paper. The electrochemical potential of Nickle is analysed by Po-tentiodynamic polarization. The Surface is analyzed by XPS and SEM. Ni removal rate has a peak while H2O2 concentration is 1%. Ni removal rate increases with the addition of H2O2 EDTA and nickel chloride. Signifi-cant different potentiodynamic polarization behavior of Ni was observed under static and dynamic conditions. The XPS analysis indicates that NiO and Ni(OH)2 are present on Ni when exposed to peroxide-free solutions and solutions with peroxide. Surface chemistry and electrochemical characteristics of Ni play an important role in controlling the polishing behavior.
参考文献
| [1] | Kahng A B;Sharma P;Zelikovsky A.Fill for Shallow Trench Isolation CMP[A].,2006:661-668. |
| [2] | Iyer R;Bhat M;Zhao L.Exploring Small-Scale and Large-Scale CMP Architectures for Workload Characterization[A].,2006:191-200. |
| [3] | Kimura K;Kodaka T;Obata M.Multigrain parallel processing on OSCAR CMP[A].,2003:56-65. |
| [4] | Kubicek S;J-F Mameffe de;Vrancken C.A Novel CMP-Less Integration Scheme For Dual Work Function Ni-FUSI CMOS Devices[A].,2006:1-4. |
| [5] | James Pan;Christy Woo;Minh-Van Ngo;Chih-Yuh Yang;Paul Besser;Paul King;Joffre Bernard;Ercan Adem;Bryan Tracy;John Pellerin;Qi Xiang;Ming-Ren Lin .Self-Aligned Nickel, Cobalt/Tantalum Nitride Stacked-Gate pMOSFETs Fabricated With a Low Temperature Process After Metal Electrode Deposition[J].IEEE Transactions on Electron Devices,2003(12):2456-2460. |
| [6] | Mondot A;Muller M;Talbot A.Dual phase TOSI-gate process on High-K dielectrics in a CMP-less flow[A].,2006:117-120. |
| [7] | Muller M;Mondot A;Aime D.CMP-less integration of 40nm-gate totally silicided (TOSI) bulk transistors using selective S/D Si epitaxy and ultra-low gates[A].,2005:453-456. |
- 下载量()
- 访问量()
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%