欢迎登录材料期刊网

材料期刊网

高级检索

本文针对CMOS电路关键技术的发展,首先分析了应变硅技术包含的四个领域,总结得出从客观和主观两个方面,应变技术已成为微电子发展的关键技术;侧重于应变硅中应变量的表征介绍了常用的方法:Raman光谱频移法、会聚束电子衍射法、四点应变量测法、ANSYS模拟分析法,为应变硅技术在CMOS技术中的应用提供科学参考.

参考文献

[1] G.Moore .Cramming more components onto integrated circuits[J].ELECTRONICS,1965,38(08):114.
[2] G. D. Wilk;R. M. Wallace;J. M. Anthony .High-κ gate dielectrics: Current status and materials properties considerations[J].Journal of Applied Physics,2001(10):5243-5275.
[3] C.Hobbs.Fermi Level Pinning at the Poly-Si/Metal Oxide Interface[J].Syrup VLSI Tech Dig,2003:9-10.
[4] S.B.Samavedam;L.B.La;P.J.Tobin;B.White,C.Hobbs,L.R.C.Fonseca,A.A.Demkov,J.Schaeffer,E.Luckowski,A.Martinez,M.Raymond,D.Triyoso,D.Roan,V.Dhandapani,R.Gareia.Fermi Level Pinning with Su-monolayer MeOx and Metal Gates[A].:307.
[5] Y.C.Yeo;Q.Lu;P.Ranada;H.Takeuchi,K.J.Yang,I.Polishchuk,T.J.King,C.Hu,S.C.Song,H.F.Luan, D.L.Kwong .[J].IEEE Electron Device Letters,2001,22:227.
[6] I.S.Jeon;J.Lee;P.Zhao;P.Sivasubramani.T.Oh,H.J.Kim,D.Cha,J.Huang,M.J.Kim,B.E.Gnade,J.Kim,R.M.Wallace.A Novel Methodology on Tuning Work Function of Metal Gate Using Stacking BiMetal Layers[A].:303.
[7] V.Misra;G.Lucovsky;G.Parsons .Issues in High -k Gate Stack Interfaces[J].MRS Bulletin,2001,27:212.
[8] C.Cabral Jr;J.Kedzierski;B.Linder;S.Zafar,V.Narayanan,S.Fang,A.Steegen,P.Kozlowski,R.Jammy.Dual workfunction fully silicided metal gates[J].Syrup VLSI Tech Dig,2004:15.
[9] Y.-J. Yang;W. S. Ho;C.-F. Huang;S. T. Chang;C. W. Liu .Electron mobility enhancement in strained-germanium n-channel metal-oxide-semiconductor field-effect transistors[J].Applied physics letters,2007(10):102103-1-102103-3-0.
[10] Scott E. Thompson;Mark Armstrong;Chis Auth;Mohsen Alavi;Mark Buehler;Robert Chau;Steve Cea;Tahir Ghani;Glenn Glass;Thomas Hoffman;Chia-Hong Jan;Chis Kenyon;Jason Klaus;Kelly Kuhn;Zhiyong Ma;Brian Mcintyre;Kaizad Mistry;Anand Murthy .A 90-nm Logic Technology Featuring Strained-Silicon[J].IEEE Transactions on Electron Devices,2004(11):1790-1797.
[11] 翁寿松.低k绝缘层及其设备[J].微纳电子技术,2005(02):90-94.
[12] 翁寿松.铜互连及其相关工艺[J].微纳电子技术,2004(03):14-16,36.
[13] I.BALSLEV .Influence of Uniaxial Stress on the Indirect Absorption Edge in Silicon and Germanium[J].Physical Review,1966,143(02):143.
[14] Dewolf I.;Jones SK.;Maes HE. .STRESS MEASUREMENTS IN SILICON DEVICES THROUGH RAMAN SPECTROSCOPY - BRIDGING THE GAP BETWEEN THEORY AND EXPERIMENT[J].Journal of Applied Physics,1996(9):7148-7156.
[15] J.L.Hoyt;H.M.Nayfeh;S.Eguchi;I.Aberg,G.Xia,T.Drake,E.A.Fitzgerald, D.A.Antoniadis.Strained Si MOSFET technology[A].:23.
[16] A.Lochtefeld;D.A.Antoniadis .Investigating the relalionship between electron mobility and velocity in deeply scaled NMOS via mechanical stress[J].IEEE Electron Device Letters,2001,22:591.
[17] M.V.Fischetti;S.E.Laux .Band structure,deformation potentials,and carrier mobility in strained Si,Ge,and SiGe alloys[J].Journal of Applied Physics,1996,80(04):2234.
[18] Six-band k·p calculation of the hole mobility in silicon inversion layers: Dependence on surface orientation, strain, and silicon thickness[J].Journal of Applied Physics,2003(2):1079-1095.
[19] Jerry G. Fossum;Weimin Zhang .Performance projections of scaled CMOS devices and circuits with strained Si-on-SiGe channels[J].IEEE Transactions on Electron Devices,2003(4):1042-1050.
[20] 李竞春,谭静,杨谟华,张静,徐婉静.薄虚拟SiGe衬底上的应变Si pMOSFETs[J].半导体学报,2005(05):881-885.
[21] K. A. Jenkins;K. Rim .Measurement of the effect of self-heating in strained-silicon MOSFETs[J].IEEE Electron Device Letters,2002(6):360-362.
[22] J.R.Shih;Kenneth Wu.RELIABILITY CONSIDERATIONS OF STRAINED SILICON ON RELAXED SILICON-GERMANIUM (SIGE) SUBSTRATE[A].,2005:403.
[23] Baoxing Duan;Bo Zhang;Zhaoji Li .New Thin-Film Power MOSFETs With a Buried Oxide Double Step Structure[J].IEEE Electron Device Letters,2006(5):377-379.
[24] Baoxing Duan;Bo Zhang;Zhaoji Li .A new partial SOI power device structure with P-type buried layer[J].Solid-State Electronics,2005(12):1965-1968.
[25] Su V. C.;Kuo J. B.;Lin I. S.;Lin G. S.;Chen D. C.;Yeh C.-S.;Tsai C. T.;Ma M. .Shallow-Trench-Isolation (STI)-Induced Mechanical-Stress-Related Kink-Effect Behaviors of 40-nm PD SOI NMOS Device[J].IEEE Transactions on Electron Devices,2008(6):1558-1562.
[26] 段宝兴,杨银堂,张波,李肇基.具有超低导通电阻阶梯槽型氧化边VDMOS新结构[J].半导体学报,2008(04):677-681.
[27] Paul A.Temple;C.E.Hathaway .Multiphanan Raman Spectrum of Silicon[J].Physical Review B,1973,7(08):3685.
[28] M.Chandrasekhar;J.B.Renucci;M.Cardona .[J].Physical Review B,1972,17:1623.
[29] E.Anastassalds;A.Pinczuk;E.Burstein;F.H.Pollak, M.Cardona .[J].Solid State Communications,1970,8:133.
[30] E.Anastassakis;A.Cantarero;M.Cardona .[J].Physical Review B,1990,41:7529.
[31] F.Cerdeira;C.J.Buchenauer;F.H.Pollak;M.Cardona .[J].Physical Review B,1972,5:580.
上一张 下一张
上一张 下一张
计量
  • 下载量()
  • 访问量()
文章评分
  • 您的评分:
  • 1
    0%
  • 2
    0%
  • 3
    0%
  • 4
    0%
  • 5
    0%