为了提升可逆比较器的通用性,进一步优化可逆比较器电路.分析了比较器的输入与输出的逻辑关系,提出并设计了一位可逆比较器(OBC)和一位可逆完全比较器(OBCC).在此基础上将这两种器件进行级联,可以快速生成通用可逆比较器的级联电路.与相关文献对比,该级联方法有效地减少了常量输入和垃圾输出的同时,具有较低的量子代价,易于完成多位二进制数值在可逆电路中的比较.
参考文献
[1] | Landauer R.Irreversibility and heat generation in the computing process[J].IBM Journal of Research and Development,19615(03):183-191. |
[2] | Morita K.Reversible computing and cellular automata-A survey[J].Theoretical computer science,2008395(01):101-131. |
[3] | Bennett C H.Logical reversibility of computation[J].IBM Journal of Research and Development,197317(06):525-532. |
[4] | Lü Hongjun;Peng Fei;Wu Tianhao.Irreversible logic operation accomplished by quantum reversible logic circuits (in Chinese)[J].Chinese Journal ofQuantum Electronics(量子电子学报),200926(06):668-674. |
[5] | Ni Lihui;Guan Zhijin;Zhu Wenying.A general method of constructing the reversible full-adder[A].,2010:109-113. |
[6] | Haghparast M;Navi K.A novel reversible BCD adder for nanotechnology based systems[J].American Journal of Applied Sciences,20085(03):282-288. |
[7] | Ali M B;Rahman H A;Rahman M M.Design of high performance reversible multiplier[J].International Journal of Computer Science,20118(06):134-141. |
[8] | Ehsanpour M;Moallem P;Vafaei A.Design of a novel reversible multiplier circuit using modified full adder[A].,2010:230-234. |
[9] | Dong Yang;Wu Min;Gao Shanqing.Design and optimization of quantum latch (in Chinese)[J].Chinese Journal of Quantum Electronics(量子电子学报),201330(06):743-751. |
[10] | Ali M B;Rahman M M;Rahman H A.Design and optimization of nanometric reversible 4 bit numerical comparator[A].,2012:577-581. |
[11] | Ni Lihui;Guan Zhijin;Dai Xiaoyu.Using new designed NLG gate for the realization of four-bit reversible numerical comparator[A].,2010:254-258. |
[12] | Li Mingcui.Design and optimization of reversible numerical comparator based on Toffoli gate[J].Journal of East China Jiaotong University,201128(06):91-95. |
[13] | Xu Mingqiang;Guan Zhijin;Ni Lihui.Algorithm based on related selection for reversible logic synthesis (in Chinese)[J].Journal of Computer-aided Design and Computer Graphics,201224(09):1218-1225. |
[14] | Maslov D .Reversible logic synthesis benchmarks page[OL].http://webhome.cs.uvic.ca/~dmaslov/ |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分:
-
10%
-
20%
-
30%
-
40%
-
50%